



US006584553B2

(12) **United States Patent**  
**Howell**

(10) **Patent No.:** **US 6,584,553 B2**  
(45) **Date of Patent:** **Jun. 24, 2003**

(54) **METHOD AND SYSTEM FOR SEQUENTIALLY PROGRAMMING MEMORY-CONTAINING INTEGRATED CIRCUITS**

(75) Inventor: **Robert L. Howell**, San Jose, CA (US)

(73) Assignee: **Exatron, Inc.**, San Jose, CA (US)

(\* ) Notice: Subject to any disclaimer, the term of this patent is extended or adjusted under 35 U.S.C. 154(b) by 175 days.

(21) Appl. No.: **09/918,618**

(22) Filed: **Jul. 30, 2001**

(65) **Prior Publication Data**

US 2002/0013878 A1 Jan. 31, 2002

**Related U.S. Application Data**

(60) Provisional application No. 60/221,806, filed on Jul. 31, 2000.

(51) **Int. Cl.**<sup>7</sup> ..... **G06F 12/00**

(52) **U.S. Cl.** ..... **711/168; 711/102**

(58) **Field of Search** ..... **711/102, 103, 711/168; 365/230.03**

(56) **References Cited**

U.S. PATENT DOCUMENTS

4,578,751 A \* 3/1986 Erwin ..... 711/103  
4,684,182 A \* 8/1987 Gussman ..... 439/68  
5,187,794 A \* 2/1993 Hall ..... 713/1

5,466,117 A \* 11/1995 Resler et al. .... 414/799  
5,561,628 A \* 10/1996 Terada et al. .... 365/185.04  
5,691,907 A \* 11/1997 Resler et al. .... 700/121  
6,236,593 B1 \* 5/2001 Hong et al. .... 365/185.11  
6,351,774 B1 \* 2/2002 White ..... 709/228  
6,392,427 B1 \* 5/2002 Yang ..... 324/755  
6,415,397 B1 \* 7/2002 Co et al. .... 714/42  
6,515,470 B2 \* 2/2003 Suzuki et al. .... 324/158.1  
2002/0199142 A1 \* 12/2002 Gefen ..... 714/724

\* cited by examiner

*Primary Examiner*—Kevin Verbrugge

(74) *Attorney, Agent, or Firm*—Dorsey & Whitney LLP

(57) **ABSTRACT**

Data to be programmed into memory-containing ICs is divided into a number (X) of blocks preferably equal to the number of sockets on a common programmer unit. A pick-up head inserts an unprogrammed IC into the first socket and the IC is programmed with a first data block A. While programming is occurring the pick-up head fetches an unprogrammed IC and inserts it into a second socket, whereupon both ICs are simultaneously programmed with the second data block B. During this time an unprogrammed IC is fetched and inserted into a third socket, whereupon all socketed ICs are simultaneously programmed with a third data block C. Eventually the first IC is fully programmed and is replaced with an unprogrammed IC and the cycle continues until all ICs to be programmed have been programmed. Multiple pick-up heads and/or multi-socketed programming units can be used.

**21 Claims, 4 Drawing Sheets**

